XSCHEM Symbol Generator
Status:
Idle
Last heartbeat:
—
HDL source (saved as
top.v
)
Verilog (.v)
SystemVerilog (.sv)
Symbol Generation Settings
Top Module:
Symbol Width:
Generate Symbol
Ping
Terminate Worker
New Worker
Log
Symbol Preview
Generated Symbol Files
(none)